Initial bootloader commit
This commit is contained in:
292
EFR32MG24/Source/EFR32MG24_Startup.s
Normal file
292
EFR32MG24/Source/EFR32MG24_Startup.s
Normal file
@@ -0,0 +1,292 @@
|
||||
/*********************************************************************
|
||||
* SEGGER Microcontroller GmbH *
|
||||
* The Embedded Experts *
|
||||
**********************************************************************
|
||||
* *
|
||||
* (c) 2014 - 2022 SEGGER Microcontroller GmbH *
|
||||
* *
|
||||
* www.segger.com Support: support@segger.com *
|
||||
* *
|
||||
**********************************************************************
|
||||
* *
|
||||
* All rights reserved. *
|
||||
* *
|
||||
* Redistribution and use in source and binary forms, with or *
|
||||
* without modification, are permitted provided that the following *
|
||||
* condition is met: *
|
||||
* *
|
||||
* - Redistributions of source code must retain the above copyright *
|
||||
* notice, this condition and the following disclaimer. *
|
||||
* *
|
||||
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND *
|
||||
* CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, *
|
||||
* INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF *
|
||||
* MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE *
|
||||
* DISCLAIMED. IN NO EVENT SHALL SEGGER Microcontroller BE LIABLE FOR *
|
||||
* ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR *
|
||||
* CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT *
|
||||
* OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; *
|
||||
* OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF *
|
||||
* LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT *
|
||||
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE *
|
||||
* USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH *
|
||||
* DAMAGE. *
|
||||
* *
|
||||
**********************************************************************
|
||||
|
||||
-------------------------- END-OF-HEADER -----------------------------
|
||||
|
||||
File : EFR32MG24_Startup.s
|
||||
Purpose : Startup and exception handlers for EFR32MG24 devices.
|
||||
|
||||
Additional information:
|
||||
Preprocessor Definitions
|
||||
__NO_SYSTEM_INIT
|
||||
If defined,
|
||||
SystemInit is not called.
|
||||
If not defined,
|
||||
SystemInit is called.
|
||||
SystemInit is usually supplied by the CMSIS files.
|
||||
This file declares a weak implementation as fallback.
|
||||
|
||||
__NO_SYSTEM_CLK_UPDATE
|
||||
If defined,
|
||||
SystemCoreClockUpdate is not automatically called.
|
||||
Should be defined if SystemCoreClockUpdate must not be called before main().
|
||||
If not defined,
|
||||
SystemCoreClockUpdate is called before the application entry point.
|
||||
|
||||
__MEMORY_INIT
|
||||
If defined,
|
||||
MemoryInit is called after SystemInit.
|
||||
void MemoryInit(void) can be implemented to enable external
|
||||
memory controllers.
|
||||
|
||||
__VECTORS_IN_RAM
|
||||
If defined,
|
||||
the vector table will be copied from Flash to RAM,
|
||||
and the vector table offset register is adjusted.
|
||||
|
||||
__VTOR_CONFIG
|
||||
If defined,
|
||||
the vector table offset register is set to point to the
|
||||
application's vector table.
|
||||
|
||||
__NO_FPU_ENABLE
|
||||
If defined, the FPU is explicitly not enabled,
|
||||
even if the compiler could use floating point operations.
|
||||
|
||||
__SOFTFP__
|
||||
Defined by the build system.
|
||||
If not defined, the FPU is enabled for floating point operations.
|
||||
*/
|
||||
|
||||
.syntax unified
|
||||
|
||||
|
||||
/*********************************************************************
|
||||
*
|
||||
* Global functions
|
||||
*
|
||||
**********************************************************************
|
||||
*/
|
||||
/*********************************************************************
|
||||
*
|
||||
* Reset_Handler
|
||||
*
|
||||
* Function description
|
||||
* Exception handler for reset.
|
||||
* Generic bringup of a Cortex-M system.
|
||||
*
|
||||
* Additional information
|
||||
* The stack pointer is expected to be initialized by hardware,
|
||||
* i.e. read from vectortable[0].
|
||||
* For manual initialization add
|
||||
* ldr R0, =__stack_end__
|
||||
* mov SP, R0
|
||||
*/
|
||||
.global bootloader_reset_handler
|
||||
.global Bootloader_Reset_Handler
|
||||
.equ bootloader_reset_handler, Bootloader_Reset_Handler
|
||||
.section .init.Bootloader_Reset_Handler, "ax"
|
||||
.balign 2
|
||||
.thumb_func
|
||||
Bootloader_Reset_Handler:
|
||||
#ifndef __NO_SYSTEM_INIT
|
||||
//
|
||||
// Call SystemInit
|
||||
//
|
||||
bl btl_SystemInit
|
||||
#endif
|
||||
//
|
||||
// Call bootloader Init
|
||||
//
|
||||
bl btl_init
|
||||
#ifdef __MEMORY_INIT
|
||||
//
|
||||
// Call MemoryInit
|
||||
//
|
||||
bl MemoryInit
|
||||
#endif
|
||||
#ifdef __VECTORS_IN_RAM
|
||||
//
|
||||
// Copy vector table (from Flash) to RAM
|
||||
//
|
||||
ldr R0, =__vectors_start__
|
||||
ldr R1, =__vectors_end__
|
||||
ldr R2, =__vectors_ram_start__
|
||||
1:
|
||||
cmp R0, R1
|
||||
beq 2f
|
||||
ldr R3, [R0]
|
||||
str R3, [R2]
|
||||
adds R0, R0, #4
|
||||
adds R2, R2, #4
|
||||
b 1b
|
||||
2:
|
||||
#endif
|
||||
|
||||
#if defined(__VTOR_CONFIG) || defined(__VECTORS_IN_RAM)
|
||||
//
|
||||
// Configure vector table offset register
|
||||
//
|
||||
#ifdef __ARM_ARCH_6M__
|
||||
ldr R0, =0xE000ED08 // VTOR_REG
|
||||
#else
|
||||
movw R0, 0xED08 // VTOR_REG
|
||||
movt R0, 0xE000
|
||||
#endif
|
||||
#ifdef __VECTORS_IN_RAM
|
||||
ldr R1, =_vectors_ram
|
||||
#else
|
||||
ldr R1, =_vectors
|
||||
#endif
|
||||
str R1, [R0]
|
||||
#endif
|
||||
#if !defined(__SOFTFP__) && !defined(__NO_FPU_ENABLE)
|
||||
//
|
||||
// Enable CP11 and CP10 with CPACR |= (0xf<<20)
|
||||
//
|
||||
movw R0, 0xED88 // CPACR
|
||||
movt R0, 0xE000
|
||||
ldr R1, [R0]
|
||||
orrs R1, R1, #(0xf << 20)
|
||||
str R1, [R0]
|
||||
#endif
|
||||
//
|
||||
// Call runtime initialization, which calls main().
|
||||
//
|
||||
bl _start
|
||||
|
||||
//
|
||||
// Weak only declaration of SystemInit enables Linker to replace bl SystemInit with a NOP,
|
||||
// when there is no strong definition of SystemInit.
|
||||
//
|
||||
.weak btl_SystemInit
|
||||
//
|
||||
// Place SystemCoreClockUpdate in .init_array
|
||||
// to be called after runtime initialization
|
||||
//
|
||||
#if !defined(__NO_SYSTEM_INIT) && !defined(__NO_SYSTEM_CLK_UPDATE)
|
||||
.section .init_array, "aw"
|
||||
.balign 4
|
||||
.word SystemCoreClockUpdate
|
||||
#endif
|
||||
|
||||
/*********************************************************************
|
||||
*
|
||||
* HardFault_Handler
|
||||
*
|
||||
* Function description
|
||||
* Simple exception handler for HardFault.
|
||||
* In case of a HardFault caused by BKPT instruction without
|
||||
* debugger attached, return execution, otherwise stay in loop.
|
||||
*
|
||||
* Additional information
|
||||
* The stack pointer is expected to be initialized by hardware,
|
||||
* i.e. read from vectortable[0].
|
||||
* For manual initialization add
|
||||
* ldr R0, =__stack_end__
|
||||
* mov SP, R0
|
||||
*/
|
||||
|
||||
#undef L
|
||||
#define L(label) .LHardFault_Handler_##label
|
||||
|
||||
.weak HardFault_Handler
|
||||
.section .init.HardFault_Handler, "ax"
|
||||
.balign 2
|
||||
.thumb_func
|
||||
HardFault_Handler:
|
||||
//
|
||||
// Check if HardFault is caused by BKPT instruction
|
||||
//
|
||||
ldr R1, =0xE000ED2C // Load NVIC_HFSR
|
||||
ldr R2, [R1]
|
||||
cmp R2, #0 // Check NVIC_HFSR[31]
|
||||
|
||||
L(hfLoop):
|
||||
bmi L(hfLoop) // Not set? Stay in HardFault Handler.
|
||||
//
|
||||
// Continue execution after BKPT instruction
|
||||
//
|
||||
#if defined(__thumb__) && !defined(__thumb2__)
|
||||
movs R0, #4
|
||||
mov R1, LR
|
||||
tst R0, R1 // Check EXC_RETURN in Link register bit 2.
|
||||
bne L(Uses_PSP)
|
||||
mrs R0, MSP // Stacking was using MSP.
|
||||
b L(Pass_StackPtr)
|
||||
L(Uses_PSP):
|
||||
mrs R0, PSP // Stacking was using PSP.
|
||||
L(Pass_StackPtr):
|
||||
#else
|
||||
tst LR, #4 // Check EXC_RETURN[2] in link register to get the return stack
|
||||
ite eq
|
||||
mrseq R0, MSP // Frame stored on MSP
|
||||
mrsne R0, PSP // Frame stored on PSP
|
||||
#endif
|
||||
//
|
||||
// Reset HardFault Status
|
||||
//
|
||||
#if defined(__thumb__) && !defined(__thumb2__)
|
||||
movs R3, #1
|
||||
lsls R3, R3, #31
|
||||
orrs R2, R3
|
||||
str R2, [R1]
|
||||
#else
|
||||
orr R2, R2, #0x80000000
|
||||
str R2, [R1]
|
||||
#endif
|
||||
//
|
||||
// Adjust return address
|
||||
//
|
||||
ldr R1, [R0, #24] // Get stored PC from stack
|
||||
adds R1, #2 // Adjust PC by 2 to skip current BKPT
|
||||
str R1, [R0, #24] // Write back adjusted PC to stack
|
||||
//
|
||||
bx LR // Return
|
||||
|
||||
/*********************************************************************
|
||||
*
|
||||
* SystemCoreClockUpdate
|
||||
*
|
||||
* Function description
|
||||
* Set the SystemCoreClock variable.
|
||||
*
|
||||
* Additional information
|
||||
* This is a weak implementation, as it is missing in the CMSIS files.
|
||||
* It is recommended to supply your own implementation.
|
||||
*/
|
||||
.weak SystemCoreClockUpdate
|
||||
.section .init.SystemCoreClockUpdate, "ax"
|
||||
.balign 2
|
||||
.thumb_func
|
||||
SystemCoreClockUpdate:
|
||||
push {LR}
|
||||
sub SP, SP, #4
|
||||
bl SystemHCLKGet
|
||||
add SP, SP, #4
|
||||
pop {PC}
|
||||
|
||||
/*************************** End of file ****************************/
|
||||
Reference in New Issue
Block a user